TASKING.

TASKING EMBEDDED DEBUGGER PRODUCT OVERVIEW

A Feature-Rich and Cost-Efficient Debug Solution for Tricore/AURIX



TABLE OF CONTENTS

EMBEDDED DEBUGGER - HIGH-LEVEL OVERVIEW	3
EMBEDDED DEBUGGER - FUNCTIONS AND FEATURES	5
ECLIPSE based User Interface	5
Target Device Access and Tool Interoperability	6
C/C++ and Assembly Symbolic Debugging	6
Fast Program Download into RAM and FLASH	8
Multi-Core Debugging GUI	8
Elaborate Run-Control with Multi-Core Start/Stop Synchronization	8
Code Breakpoints and Data Watchpoints	9
Autosar-OS Aware Debugging	9
Basic Trace Support	9
File System Virtualization	10
Test and Debug Automation Using TASKING Script Debugger	10
Single-Core Instruction Set Simulators	10
PRODUCT SPECIFICATIONS	10
SUMMARY	11
REFERENCES	11

EMBEDDED DEBUGGER - HIGH-LEVEL OVERVIEW

TASKING has been providing debuggers for Infineon TriCore[™] microcontrollers for over 20 years. Until recently these debuggers were released as a component of the TASKING TriCore VX Toolset only, and were not available as stand-alone tool. Many customers observed that this debugger provided all features to handle the majority of their debug tasks and have asked to make it available as a stand-alone tool for their software developers independent from the compiler toolset. This has led to the release of the TASKING Embedded Debugger which offers streamlined single and multicore debugging for up to six TriCore cores, and debugging of auxiliary controllers such as GTM/MCS, SCR, HSM and PCP.

The debugger is an ECLIPSE based stand-alone tool, or can be integrated as a plugin into existing Eclipse Mars environments. All features that streamline the debug process are available such as loading a program to RAM and/or FLASH memory, C/C++ and Assembly level symbolic debugging -- also of highly optimized binaries --, code breakpoints and data watchpoints, concurrent debugging of all cores, run-control with multi-core start/stop synchronization, Autosar-OS aware debugging, full symbolic access to all device control registers (SFRs), and more. Developer productivity is further enhanced by out-of-the box board support, wizard-guided project setup and task execution, extensive online help and user documentation, and responsive customer support.

The TASKING Embedded Debugger provides high-speed access to the target device via the JTAG or DAP protocol using a low-cost probe, the Infineon DAP miniwiggler. Features that require expensive hardware probes such as elaborate tracing and complex timing analysis are not supported. If no physical hardware is available the debugger can connect to the instruction-set-simulators that are included in the package.

Image: Section in the section in th	TASKING Debug - svd_r_4/svd1.c - TASKING Embedded Debugger v1.0r1					
Party III ()	ile Edit Source Refactor Navigate Search Project Debug Window Help					
• # but, fill that (C-10.5) • # but, fill that (C-10.5) <th></th> <th>\$\$ • [⊉ ∦ •] ∦ [⊉ • 5] • % (> • ⇔ •</th> <th></th> <th></th> <th>Quick Access</th> <th>😰 🗹 TASKING C/C++ 🕸 TASKING Debug</th>		\$\$ • [⊉ ∦ •] ∦ [⊉ • 5] • % (> • ⇔ •			Quick Access	😰 🗹 TASKING C/C++ 🕸 TASKING Debug
<pre> #p. tudy. (10000 (C-1000 pp)) #p. tudy. (10000 (C-10000 pp)) #p. tudy. (10000</pre>	🌣 Debug 🕴 👻 🖉	V = (x)= Variables • Breakpoints		Registers 🕅		A 18 - D
<pre> # Comparing the first the</pre>	svd_r_4 [TASKING C/C++ Debugger]					
<pre>bit.emp(dimit.2)*Add(0)***********************************</pre>		▶ ♦ A	0x70009004			
<pre>b = b = b = b = b = b = b = b = b = b =</pre>					Usage	12
<pre>injoin_delemination injoin_delemination injoin_delemination_injoin_ injoin_delemination_</pre>						
<pre>Image (Last) Additions</pre>						
<pre>B 3_ubc) desc1281 0000100</pre>						1
<pre>b start b should b should</pre>	5_start() cstart.c:1261 0x80001bf8					
(* # docedance (* # docedance (* # docedance (* docedance (* docedance (* docedance		⇒ size	0x70009110			
<pre>i is carefulation</pre>						
0 end. 0 end. 0 end. 0 end. 0 end. 0 end.						
Image: Section of the section of t				D8 0x4		
<pre>Buffic. II. dudie:</pre>		vo- m	,	D9 0x0		
<pre>und_cl_i</pre>				D10 0x0		
<pre>ind_cl_i</pre>				D11 0x1		
<pre>budd.tl l dudec. d dudec.</pre>				* D12 0-4		•
<pre></pre>		•	,	1		,
<pre>b_=>:dsta[] = #.0*f; } } function = 1 (= p_1) = (=</pre>		- 0	Disassembly 🛛 🗄 Outline			A A A A A A A A A A A A A A A A A A A A A A A A
<pre>context = 1: m + 1</pre>) else (h s-pdata[a] = 0.05;	*	Address:			
<pre>for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m = q + 1; m + 1 < ep; m+*) { for (m + q + 1; m + 1 < ep; m+*) { for (m + q + 1; m + 1 < ep; m+*) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1; m + 1; m + 1) { for (m + q + 1;</pre>	}			A. iter + 1. h A. ns + 1);		
<pre>Decompose information in the present of the set of</pre>	}		800028b6 0984a409 ld.a a4,[sp]0x4		î
<pre>if (qp) tracford(f = 1, h, k, h, h,</pre>	for (mm = q + 1; mm + 1 <= p; mm++) {					
<pre>treate = b_action(ab, s, the + 1, b, A, m + 1); frette = b_action(ab, s, A, the + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, b, A, m + 1); fret(r + 1, c, r) (ter + 1, c, q + 2); fret(r + 1, c, r) (ter + 1, c, q + 2); fret(r + 1, c, r) (ter + 1, c, q + 2); fret(r + 1, c, r) (ter + 1, c, q + 2); fret(r + 1, c, r) (ter + 1, c, q + 2); fret(r + 1, c, q + 2); fret(r</pre>	ns = q + n * mm;					
<pre>trests - {trests / b_a^2state(a + b_a^2state(b + c_a^2);</pre>	if (apply_transform) { testa = b wdsts(amp b A ites + 1 b A as + 1);			4 5.d15.d8		
<pre>d_xxxy(rumtexts), iter + 1, b, A, ns + 1); } c_xxxy(rumtexts), iter + 1, b, A, ns + 1); } c_xxxy(rumtexts), iter + 1, b, A, ns + 1); } c_xxxy(rumtexts), iter + 1, b, A, ns + 1); } c_xxxy(rumtexts), iter + 1, b, A, ns + 1); } c_xxxy(rumtexts), iter + 1, b, A, ns + 1); for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 < c ns 1) { for (a + 1 <</pre>			800028c6 d602 mov d6,d	13		
<pre>trest0 - c(rest0 / b, k)-data[ns]; } crest0 - c(rest0 / b, k)-data[ns]; } ff (a + 1 <= nxt) { ff (a +</pre>	<pre>d_xaxpy(nmq, ztest0, iter + 1, b_A, ns + 1);</pre>					
<pre>e-state[m] = b_A/-state[ns]; } # # # # # # # # # # # # # # # # # # #</pre>	}					
<pre> f { f { (f + 1 < c + ct) { (f = 1 < c, ct) {</pre>	e->data[mm] = b A->data[ns];					
<pre>d set = 1 = 0.4 + 3.4 + 1 = 0.4</pre>)		800028d2 fe65ff61 fcall .coc	ofun_3 (0x8000259c)		CONTRACTOR AND A CONTRACTOR OF
<pre>because is is</pre>	If (a + 1 (= act) (800028d6 0914a589 st.w [sp]	0x14,d5		And the second se
<pre>Double()s - Osling() - G) = 0_Arosti(s + 0_Arosti(s</pre>	for (ns = q; ns + 1 <= n; ns++) {					Cinfineon
<pre>beacting of gravitaries to define the set of the s</pre>	U->data[ns + U->size[0] * q] = b_A->data[ns + b_A->size[0] * q];				
<pre>if (q + 1 <= nrt) { if (q + 1 <= nrt) { if (q + 1 <= nrt) { if (q + 1 <= nrt) { if (q + 1 <= nrt) { if (rtrtb = 0 <= nrt) { if (rtrttb = 0 <= nrt</pre>			800028e0 6810fd0b mov d6/d	7,d13,d15		
<pre>titer = p - q; iter = p -</pre>						A DAP miniWiggler
<pre>iterete = 4 wront(ter - 1, e, q + 2); if (rete = 8 AP) {</pre>	if (q + 1 <= nrt) {				6	
<pre>(f /rtext# == # #) / / / / / / / / / / / / / / / / /</pre>	<pre>ztest0 = d xnrm2(iter - 1, e, g + 2);</pre>			[sp]@xc	6	
<pre>dedg (od f, 4) Vender 1: Inflacen Chp : If C_21282 Subset: Otar F lash Back Ob Size : 1384 Nueber of Chips : 1 Unused address lines : 0 Configuration ::vd_r_4 coding 'C: VProj_EClipse(Irol_rample_lvd_r_4.elf') </pre>	if (rtest0 == 0.0F) {	•	+ · · · · · · · · · · · · · · · · · · ·		4	· · · ·
blog [od.r.4] Vendor : Infineon Chp : Trd.21232 Submem: Date Flash Bank 8b user 1 Star Hash Bank 8b Star Hash Bank 8b User 1 Star Hash Bank 8b Star Hash Bank 8b User 1 Star Hash Bank 8b User 1 Star Hash Bank 8b Star Hash Bank 8b User 1 Star Hash Bank 8b User 1 Star Hash Bank 8b Star Hash Bank 8b User 1 Star Hash Bank 8b Star Hash Bank 8b User 1 Star Hash Bank 8b Star Hash	Court (2) (2 tot)					
Vendor: Inflecon (Chp: TC2_2025 Submare: 10st Flash Bank 0b Width 1: 32 Size: 11546 do: 11 Unucced addres: Inflecon Configuration: FC4 _4 adding: TC: (Prs]_fclipse/TCD/ramples/svd_r_4.elf'					RUMBER	
Chip: TC22202K Subsex: Tota: Flash Bank Bb Size: 132 Nubser of Chips: 1 Unused address: line: 1 Unused address: line: 2 Configuration: sod_r_4 adding 'c:\Proj_Eclipse\TD\Txaples\vvd_r_4.bDebug\vvd_r_4.elf'				JUSTIC: 02/000		
<pre>stdtb : 13 Size : 1354 Number of chips : 1 Unused addres : 15: 0 Configuration: configuration: configurati</pre>	Chip : TC2_2192k					1110.1
Size : 1304 Number of chips 1 Unsed address lines : 0 Caring Unsed address lines : 0 Caring Colloger aurching configuration: svd_f4 cadim (CivPog)Eclipse/HED/ramples/svd_4.elf'					and the second second	1111111 1 1
Number of chips 1 1 Unusued addres 11 1055 0 6 Configuration: (Chipsellas 10 / 100	Size : 16384				1	0000
Configuration: Stollar Andrews, Pill normal mode tring Bebugers. aurching configuration: svd_r_4 cading 'Cil/Pol_EilpselTrD/ramples/tvd_r_4.Bebug/tvd_r_4.elf' m tring to the stollar and tri	Number of chips : 1				1.1-1-1-1-	1111 3, 11111
tarting Debugger aunching configuration: svd_r_4 asing 'C:\Vroj_Clipse\TED\Txamples\tvd_r_4.elf'	Unused address lines : 0 Configuration: fCDU=200thr, DLL normal mode				ment 25/22	
aunching configuration: svd_r_4 cading 'C(1)Pvd_Eclipse\TDU/xamples\vvd_r_4.eff' c. configuration: svd_r_4 exceeded to the state of	tarting Debugger				1111	
auching Containation Fod_d						
		-			10 ¹¹ - 201	
		-	0×7	00091AC 0.000	11.0	
	<	,	٠.		ST- MOI	o ••••
				2000 -	Brongert,	
				Sector Sector	States and	
				and the state	m. mmmmmin	
				Care i manual it a De	G	

The embedded debugger is shown with the DAP miniwiggler and the TriCore target board



Communication between the debugger and probe is implemented through the Infineon Device Access Server (DAS) protocol. This assures interoperability between the debugger and other tools that require device access such as calibration tools, and offers remote access to the target device enabling developers to connect from their office desk to a target device in the lab. This way, the device can also be time-shared among multiple developers.

Finish your projects faster, spend less, reduce schedule risk, and eliminate developer down time. Most of the debugging time spent by developers is not with complex issues, but rather simple code verification. Rather than purchase a few high-end debuggers that developers have to share, a better solution is fewer expensive debuggers along with several streamlined debuggers that can analyze the majority of issues. Interrupting the developers edit-compile-debug cycle to wait for a debugger license is not only inefficient, but developers usually develop a "momentum" when coding...a string of contiguous thought about how to solve the problem. If this is interrupted, it can take time to regain that train of thought. Enough TASKING Embedded Debuggers can be deployed to keep coding efficient, maintain coding momentum, and stay within budget.



A debugger on every desk

EMBEDDED DEBUGGER - FUNCTIONS AND FEATURES

ECLIPSE based User Interface

The TASKING Embedded Debugger is integrated in the industry standard Eclipse IDE. By default the debugger is installed in a stand-alone TASKING Eclipse environment, but can also be integrated as a plugin into customer specific Eclipse Mars environments.

Eclipse offers software developers a standardized and familiar work environment that reduces the learning curve of a new tool. All productivity features of Eclipse are fully exploited by the Embedded Debugger. TASKING Embedded Debugger provides wizards to ease the often complex and tedious task of configuring the target system. Out-of-the box board support is available for development boards from Infineon and several 3rd parties. Elaborate user documentation including on-line context sensitive help and example projects are available to get you going.

All data that is needed to efficiently debug a program — optionally executing on multiple cores — such as active threads, program locations, stacks, value of variables and registers are shown simultaneously in multiple panes which are updated once a thread halts execution. Default window layouts, called perspectives, are provided but you also have great freedom to create layouts that cover your specific needs, which can be saved as an Eclipse perspective for later reuse.

- • × Properties for myproject type filter text () • c) • • **Startup Registers** Resource SCU_CCUCON0: CCU Clock Control Register 0 (default: 0x01120148) tc27xb Registers Builders BUS Value: 0x00000000 Default ▲ C/C++ Build CSFR **Build Variables** GTM Environment Bit# Description Value Access PMU Logging 0-3 BAUD1DIV: Baud1 Divider Reload ... fBAUD1 is stopped rw ⊿ SCU Processor 4-7 BAUD2DIV: Baud2 Divider Reload ... fBAUD2 is stopped rw SCU_CCUCON0: CCU C Settings 8-11 SRIDIV: SRI Divider Reload Value fSRI is stopped rw SCU_CCUCON1: CCU C Startup Registers 12-15 LPDIV: Low Power Divider Reload ... fMAX, fSRI, fSPB, ... SCU_CCUCON2: CCU C rw b C/C++ General 16-19 SPBDIV: SPB Divider Reload Value Reserved, do not ... SCU_OSCCON: OSC Co Project References rw SCU_PLLCON0: PLL Cor 20-21 FSI2DIV: FSI2 Divider Reload Value fFSI2 is shut off Run/Debug Settings rw SCU_PLLCON1: PLL Cor 24-25 FSIDIV: FSI Divider Reload Value fFSI is shut off rw 26-27 ADCCLKSEL: ADC Clock Selection fADC is stopped rw 28-29 CLKSEL: Clock Selection back-up clock is u... rw 30 UP: Update Request No action W 31 LCK: Lock Status The register is unl... ٠ III Þ (i) Settings are stored in the project startup header file: cstart.h Restore Defaults Apply ? OK Cancel

Debugger commands can be entered via the mouse or through keyboard shortcuts. Using shortcuts is usually preferable as you can perform actions much faster. The debugger provides keyboard shortcuts for the most common actions.

Configuration wizard showing values of device registers in symbolic format

Target Device Access and Tool Interoperability

The TASKING Embedded Debugger uses the on-chip debug features of the physical target, or connects to single core instruction-set simulators which are described in a separate section.

The connection to the physical target device is made via the Infineon miniWiggler, a device provided by Infineon to access the TriCore, AUDO Future, AUDO MAX, and AURIX[™] devices, as well as upcoming microcontrollers. It supports the Device Access Port DAP2 protocol which allows debug communication with higher transmission rates than existing JTAG based communication channels.

The logical connection to the target is implemented through Infineon's DAS protocol, which is a proven technology broadly used by Infineon and their tool partners. DAS assures interoperability between the debugger and other tools that require device assess such as calibration tools. Furthermore it offers remote access enabling developers to connect from their office desk to a target device in the lab as shown in the figure below. This way, the device can also be time-shared among multiple developers.



Remote multi-tool operation

C/C++ and Assembly Symbolic Debugging

Debugging can be done in C/C++ language, assembler, or in a mixture of both. High-level language can be intermixed with disassembly in one window, or can be shown in separate windows. All variable types specific to the high-level language can be displayed, modified, and used in expressions, including function calls. Addresses can be symbolic, absolute, or line number based. Symbolic C/C++ debugging of highly optimized code is also feasible.

The default debugger perspective (shown on page 2) provides access to the following symbolic information:

- The Debug pane provides access to the active cores, threads being executed, and their stack, and allows you to jump to the code associated with a function and set breakpoints on function return addresses.
- The Variables pane allows you to inspect and modify local and global variables -- also variables that are temporarily stored in one or multiple registers -- and set data breakpoints (aka watchpoints) on the memory location that a variable is stored in.
- The Breakpoints pane lets you add, inspect, and modify code and data breakpoints.
- The Register pane lets you inspect and modify the registers of the target device. This includes address and general purpose registers as well as device configuration registers also known as special function registers (SFRs). Values that have changed since last update are highlighted. Symbolic access of device configuration registers is supported and saves the developer from consulting the processors user's guide to translate bit patterns into something meaningful, which is error prone if done manually.
- The Source pane shows the current location within the high-level source code, provides quick inspection of the content of variables, and allows you to set breakpoints on source lines.
- The Disassembly pane shows the disassembled memory image optionally intermixed with the source code.
- The Memory pane lets you inspect and modify the content of the target's memory. The debugger can also list the differences between the content of the downloaded program file and the current memory image, providing you with the ability to e.g. detect self-modifying code.
- The Heap pane (not shown in default perspective) shows the content of the heap and lest you quickly debug memory allocation issues.

TASKING Debug - tc_whets/whets.c - TASKING Embedded Debugger v1.0r1							- 0 <u>- ×</u>
File Edit Source Refactor Navigate Search Project Debug Window Help							
🗂 • 🗒 🕲 🐂 🐜 🖬 🕹 🕪 🗉 🖷 🙌 🎭 🦘 🖄 😓 🖗 • 🎒 🛷 • 🎒	ki • §i • ⇔ ⇔ • ⇒ •			Q	uick Access	😫 🚾 TASKING C/C++ 🛛 🎋	Debug 🕸 TASKING Debug
	(x)= Variables 🕴 💁 Breakpoints	친 44 🕒 🖉 # 24 📑 61 🗸 🖓 🗆	IIII Registers 😒				A 🕷 🗖 🗖
▲ 🏂 tc_whets.elf [TASKING C/C++ Debugger]	Name	Value	Group: GPR	-			
▲ 27 TriCore 1.6.x Instruction Set Simulator - TC27x8 (3-10-17 17:44) (Suspended)	00- xtra	25	Name	Value	Usage		
▲ ¹⁰ / ₁₀ Thread [TC27x8] (Suspended) ■ 1 whetstones() whets.c:261 0x80002366	69- x100	<no assigned="" storage=""></no>	DO	0x0	osaye		
2 main() whets.c:77 0x80001eda	60- calibrate	3	D1	0x40c00000			â
3_start() cstart.c:1261 0x80001a10	00- n1 00- n2	<no assigned="" storage=""> <no assigned="" storage=""></no></no>	D2	0x40c00000			E
	00- n3	<no assigned="" storage=""></no>	D3	0x0			
	60+ n4	420	D4	0x0			
	00- n5	64	D5	0xbebc20			
	64+ n6	1798	D6	0:99			
	۲. III III III III III III III III III I	•	07	0x0			
		·	D8	0x3bc9a590	C:\Workspaces\Tri		
			D9	0x1	C:\Workspaces\Tri		
			D10	0x40000000			
	4		· ·				
(c) whets.c (c) (c) estart.c		Disassembly 🕸 🞥 Outline					🔒 = B
/ Section +, integer an itimetic /	*	and Disassembly as the Outline					160 C
j = 1; k = 2;		Address:					
1 = 3;		8000235c 00da mov d15,#0x0					
<pre>timea = dtime();</pre>		8000235e 053c jg 0x80002368					
<pre>for (ix = 0; ix < xtra; ix++)</pre>		e1[1 - 2 80002360 240c007b movh d2,#0x40c0	2] = j + k + 1;				
<pre>{ for (i = 0; i < n4; i++)</pre>		80002364 2102 mov d1,d2	<i>y</i>				
for (1 = 0; 1 < h+; 1++)		for (i = 0; i <	n4; i++)				
j = j * (k - j) * (1 - k);		80002366 1fc2 add d15,#0x1 80002368 7ffccf3f jlt d15,d12,00					
$k = 1 * k - (1 - j) * k_j$ 1 = (1 - k) * (k + j);		for (ix = 0; ix < xtra;					
e1[1 - 2] = j + k + 1;		8000236c 10c2 add d0,#0x1					
e1[k - 2] = j * k * 1;		8000236c 0c58 ld.w d15,[sp]0 80002370 7ff6f03f jlt d0,d15,0x8					
		80002374 0910a289 st.w [sp]0x10.c					
		80002378 090ca189 st.w [sp]0xc,d1	1				
<pre>timeb = dtime() - timea; x = e1[0] + e1[1];</pre>		<pre>timeb = dtime() - timea; 8000237c fd7bff6d call dtime (0x8</pre>					
pout("N4 fixed point \0", (float)(n4 * 15) * (float)(xtra),		x = e1[0] + e1[1];	50001e72)				
2, x, timeb, calibrate, 4);		80002380 090ca009 ld.w d0,[sp]0xc					
/* Section 5, Trig functions */		80002384 0458 ld.w d15,[sp]00	×10				*
()	5						÷
🗟 Console 🗵 🖉 Tasks	B, M B = = = = = =	🚺 Memory 🐺 FSS #1 💠 🏦 CPU0_S 🏦 CPU0	S A LMU B A	CPUO B AS CPUO B	ALS CAN K ALS	CAN LI MI CAN LI MI CAN	N LI 🎎 CAN MÌ 🖳 🗆
Debug [tc.whets.elf]					1		
Using Debug Target Configuration:							
Target: TriCore 1.6.x Instruction Set Simulator Selected CPU type: tc27xb		Single Precision C/C++ Whetstone Benchmark	for TriCore				
Register file: C:/Program Files (x86)/TASKING/dbg v1.0r1/dbg/eclipse/plugins/com.	tasking.ctc.debug.win32.x86 1.8.0.0/ctc/incl	Calibrating					
Communication: TSIM1 Simulator		0.00 Seconds 1 Passes (x					
Debug Instrument Module: tsim16p_e Starting Debugger		0.00 Seconds 5 Passes (x	2)				
Launching configuration: tc_whets.elf Loading 'C:\Users\gerard.vink\workspace dbg v1.0r1\tc whets\Debug\tc whets.elf'							
control criteria del martine del metero dell'Arte arte l'anero de la criteria della c							
							*
	•				267 5		,
			Writab	ble Smart I	nsert 261:1		

Default debug perspective



Program code and data can be downloaded into RAM and/or internal FLASH memory. The programming of the FLASH is controlled by the debugger. Customers value the speed at which the FLASH is programmed and that multiple files can be downloaded in one operation.

The downloaded code can be executed by any core, or combination of cores, on the device. Of course the code must comply with the initialization requirements of the device.

Multi-Core Debugging GUI

Multicore debugging for up to six TriCore cores is supported. The figure below shows a window pane layout that displays detailed information about one core/thread, and disassembly intermixed with source code of the other cores/threads.

The Debug pane shows the stacks of all threads in the system. Once the user selects a thread or function within a thread, all windows are automatically updated to show the state associated with that thread and the core on which it executes. Combined with the multi-core start/stop features described in the next section you have ample features to find and fix bugs caused by inter-core interactions.



Multi-Core perspective showing state of cores 0, 1 and 2

Elaborate Run-Control with Multi-Core Start/Stop Synchronization

Elaborate run-control features are available and include: reset & run, restart, resume, C/C++ as well as instructionlevel stepping, step into, step over, return from current function, and interrupt aware stepping, whereby the user can specify whether a run-control command affects all cores or one specific core only. The interrupt aware stepping feature is quite useful, allowing you to step through a thread, while interrupts are processed in the background, without stepping into the interrupt handler.

Code Breakpoints and Data Watchpoints

Breakpoints and watchpoints are used to halt the program at critical junctures of program execution to allow the developer to acquire knowledge about a program during its execution. A code breakpoint halts the program when an instruction is fetched from a given address. A data breakpoint, or watchpoint, halts the program if data is read from and/or written to a specific memory location. Data breakpoints allow you to easily track the use and misuse of variables without having to (single)step through the code. In addition to code and data breakpoints the TASKING Embedded Debugger also supports breakpoints associated with elapsed time expressed as clock ticks, CPU cycles, or instructions executed.

辺 Breakpo	oints									X
Select br	-									
File f	Function	Address	Stack	Data	Instruction	Cycle	Timer			
Line: 12: Method Hard		kpoint					•	Br	owse	
Condition Ignore con							OK		Ca	ncel

Breakpoint configuration dialog showing multitude of breakpoint types

The number of available on-chip break- and watchpoints depends on the resources of the device used. An unlimited number of software breakpoints can be set in RAM. A condition can be linked to a break- or watchpoint to halt the program only when the expression evaluates to true.

Autosar-OS Aware Debugging

The TASKING Embedded Debugger has built-in support for real-time operating systems (RTOS) aware debugging, and provides symbolic access to the operating system's internal resources like the task list and message queues. Support for OSEK / ISO 17356 compliant operating systems is available out-of-the-box and is setup for your specific OS implementation via the OSEK Run Time Interface (ORTI).

The ORTI is a specification, which enables debuggers to become OS aware, without knowing the OS itself. Most AUTOSAR/OSEK system builders are able to extract all necessary information of the OS component into a text file, called "ORTI file", which can be loaded by the debugger.

Basic Trace Support

The debugger has a separate window that displays the most recently executed C statements or machine instructions. This feature uses the execution target device's trace buffer along with symbolic information generated during compilation and is supported by AURIX emulation devices and most simulators. The trace window is updated automatically each time the target halts.

	X
F Trace 🛛	
Source Instruction Raw	
800011e2 loop a5,0x800011de	^
800011de cachei.wi [a4+]0x1	=
800011e2 loop a5,0x800011de	
800011e4 lea a15,[a15]0x20	
800011e8 loop a2,0x800011da	
800011da mov.aa a4,a15	
800011dc mov.a a5,#0x3	
800011de cachei.wi [a4+]0x1	-
<	•

Instruction trace window showing the program's execution

File System Virtualization

The file system simulation capability offers a means to easily move data from the board to the host system for further analysis, enabling you to debug programs before the actual input and output devices are present. This features uses functionality built into the TASKING C-library to redirect all file IO calls executed on the target to the host system. The debugger can read input data from the keyboard or a file, or can send output to a window or a file offering various ways to visualize the data.

Test and Debug Automation Using TASKING Script Debugger

Next to the Eclipse Debugger, also a command line debugger is included in the package. This Script Debugger is not an interactive debugger but merely a tool to drive test automation. Regression testing and debugging operations are sequenced via a user specified script written in an easy to lean yet powerful proprietary language. All aforementioned features such as file system virtualization are supported by the Script Debugger.

Single-Core Instruction Set Simulators

Performance optimized single-core instruction set simulators are provided for all cores located on Infineon TriCore, AUDO and AURIX devices encompassing: TriCore, Generic Timer Module (GTM/MCS), Standby controller (SCR), Hardware Security Module (HSM) and Peripheral Co-Processor (PCP) cores.

The simulators allow you to debug your program prior to obtaining target hardware. In addition to executing code, the simulators gather statistics and timing information about your code providing a basic means for hotspot analysis & instruction usage and facilitating relative performance measurement between different versions of an algorithm. The simulators also support trace functionality.

PRODUCT SPECIFICATIONS

Supported host systems:

• Windows 7 or higher

Supported TriCore Devices:

- TC11xx Family (TC1130, TC1164, TC1166, TC1167, TC1197)
- TC173x Family (TC1736)
- TC176x Family (TC1762, TC1766, TC1767)
- TC178x Family (TC1782, TC1784)
- TC179x Family (TC1791, TC1792, TC1793, TC1796, TC1797, TC1798)
- AURIX TC2xx Family (TC21X, TC22X, TC23X, TC26X, TC27X, TC29X)
- AURIX TC3xx Family

Supported Debug Probes and target Connectors:

- Infineon miniWiggler
- Automotive 20-pin JTAG on 10-pin DAP

Supported Single-core Instruction Set Simulators

• TriCore, GTM/MCS, SCR, HSM and PCP (all included in package)

SUMMARY

The TASKING Embedded Debugger is a cost-efficient, yet complete, solution for code verification in large development teams. For the price of a single high-end debugger, with functionality that is only required for a small percentage of the time, several streamlined debuggers can be purchased, enabling developers to identify logic problems and correct coding errors early on.

REFERENCES

- [1] DAS Device Access Server available via www.infineon.com/DAS
- [2] MCD Multi-Core Debug API available via www.infineon.com/DAS
- [3] DAP miniWiggler available via www.infineon.com/DAS